⬅ Back to Home
Segmentation Hardware Simulation
Visualizing logical to physical address translation (Fig 8.8)
Segment (s):
Offset (d):
Simulate
Random
Ready.
Logical Address
Segment
s
Offset
d
Segment Table
Limit
Base
Limit Register
<
Relocation
+
TRAP:
Addressing Error
Physical Memory